



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/873,447	06/05/2001	Shunpei Yamazaki	740756-2322	4413

31780 7590 02/07/2005

ERIC ROBINSON  
PMB 955  
21010 SOUTHBANK ST.  
POTOMAC FALLS, VA 20165

EXAMINER

PERKINS, PAMELA E

ART UNIT

PAPER NUMBER

2822

DATE MAILED: 02/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/873,447

Applicant(s)

YAMAZAKI ET AL.

Examiner

Pamela E Perkins

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 03 November 2004.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 43-123 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 47-52, 82-93, 96, 97 and 100-103 is/are allowed.
- 6) ☒ Claim(s) See Continuation Sheet is/are rejected.
- 7) ☒ Claim(s) 55, 56, 59, 60, 63, 64, 67, 68, 71, 72, 106, 107, 110, 111, 114, 115, 118, 119, 122 and 123 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 25 June 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 12/15/04.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

Continuation of Disposition of Claims: Claims rejected are 43-46,53,54,57,58,61,62,65,66,69,70,73-81,94,95,98,99,104,105,108,109,112,113,116,117,120 and 121.

### **DETAILED ACTION**

This office action is in response to the filing of the election on 3 November 2004.

Claims 43-123 are pending; claims 1-42 have been cancelled.

### ***Election/Restrictions***

Applicant's election without traverse of claims 43-92, drawn to a method of manufacturing a display panel in the reply filed on 3 November 2004 is acknowledged.

Claims 1-42 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention drawn to a method of manufacturing a thin film transistor, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 3 November 2004.

### ***Claim Objections***

Claims 55, 56, 59, 60, 63, 64, 67, 68, 71, 72, 106, 107, 110, 111, 114, 115, 118, 119, 122 and 123 are objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim.

Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. Claims 55, 56, 106, and 107 are product-by-process claims. Claims 60, 63, 64, 67, 68, 71, 72, 110, 111, 114, 115, 118, 229, 112 and 123 depend on claims 55, 56, 106 and 107.

"Even though product-by-process claims are limited by and defined by the process, determination of patentability is based upon the product itself. The

Art Unit: 2822

patentability of a product does not depend on its method of production. If the product in product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product is made by a different process." *In re Thorpe*, 227 USPQ 964, 966 (Fed. Cir. 1985) (citations omitted).

A "product by process" claim is directed to the product per se, no matter how actually made, *In re Hirao and Sato et al.*, 190 USPQ 15 at 17 (CCPA 1976) (footnote 3). See also *In re Brown and Saffer*, 173 USPQ 685 (CCPA 1972); *In re Luck and Gainer*, 177 USPQ 523 (CCPA 1973); *In re Fessmann*, 180 USPQ 324 (CCPA 1974); and *In re Marosi et al.*, 218 USPQ 289 (CAFC 1983) final product per se which must be determined in a "product by, all of" claim, and not the patentability of the process, and that an old or obvious product, whether claimed in "product by process" claims or not. Note that Applicant has the burden of proof in such cases, as the above case law makes clear.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 43, 44, 53, 54, 69, 70, 73, 79, 94, 95, 98, 99, 104, 105, 120 and 121 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugano et al. (6,632,711) in view of Kimura et al. (6,518,962).

Referring to claims 43, 44, 73, 79, 94 and 95, Sugano et al. disclose a method of manufacturing a display panel for an active matrix type device where an interlayer insulating film (7) is formed to cover a plurality of thin film transistors (1) provided on an insulating surface (0) (col. 15, line 36 thru col. 16, line 19; col. 16, lines 47-60); forming contact holes in the interlayer insulating film (7); forming a plurality of connecting wirings (9) respectively connected to source regions or drain regions (S, D) of the thin film transistors (1) through the contact holes (col. 16, lines 20-42 & 56-60); forming a conductive film (col. 16, lines 63-65); making the plurality of thin film transistors (1) in an on state; and forming a plurality of pixel electrodes (11) by patterning the conductive film to be electrically connected to the plurality of thin film transistors (1), respectively (col. 16, lines 63-65).

Sugano et al. do not disclose forming a measurement wiring in contact with the insulating surface, measuring a value of electric current flowing in the measurement wiring, and judging whether or not the plurality of thin film transistors are defective from the value.

Kimura et al. disclose a method of manufacturing a display panel where a plurality of thin film transistors (221, 223) is connected to a measurement wiring which are provided on an insulating surface (1) (col. 20, lines 8-25); making the plurality of thin film transistors (221, 223) in an on state, measuring a value of electric current flowing in the measurement wiring, and judging whether or not the plurality of thin film transistors (221, 223) are defective from the value (col. 6, lines 33-49); and forming a plurality of

pixel electrodes (10) to be electrically connected to the plurality of thin film transistors (221, 223) (col. 20, lines 25-40).

Since Sugano et al. and Kimura et al. are both from the same field of endeavor, a method of manufacturing a display panel, the purpose disclosed by Kimura et al. would have been recognized in the pertinent art of Sugano et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sugano et al. by measuring a value of electric current flowing in a measurement wiring, and judging whether or not the plurality of thin film transistors are defective as taught by Kimura et al. to decrease irregularities and deterioration (col. 6, lines 21-26).

Referring to claims 53, 54, 98, 99, 104 and 105, Sugano et al. disclose the method forming a display panel for an active matrix type device (col. 16, line 66 thru col. 17, line 4).

Referring to claims 69, 70, 120 and 121, Kimura et al. disclose using the display panel as a notebook type personal computer (Fig. 24; col. 40, lines 28-36).

Claims 45, 46 and 76 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugano et al. in view of Kimura et al. as applied to claims 43, 44 and 73-75 above, and further in view of Yamazaki et al. (6,274,887).

Sugano et al. in view of Kimura et al. disclose the subject matter claimed above except laminating EL layers and an opposing electrode on pixel electrodes.

Yamazaki et al. disclose a method of manufacturing a display panel for an active matrix type device where an interlayer insulating film (7) is formed to cover a plurality of thin film transistors (4102) provided on an insulating surface (4101) (col. 31, lines 30-

63); forming contact holes in the interlayer insulating film; forming a plurality of connecting wirings (4135) respectively connected to source regions or drain regions of the thin film transistors (4102) through the contact holes; forming a conductive film; making the plurality of thin film transistors (4102) in an on state; and forming a plurality of pixel electrodes (4143) by patterning the conductive film to be electrically connected to the plurality of thin film transistors (4103) (col. 32, lines 28-31).

Referring to claims 45, 46 and 76, Yamazaki et al. further disclose laminating EL layers (4145) and an opposing electrode (4147) on pixel electrodes (4143) (col. 33, lines 9-17).

Since Sugano et al. and Yamazaki et al. are both from the same field of endeavor, a method of manufacturing a display panel, the purpose disclosed by Yamazaki et al. would have been recognized in the pertinent art of Sugano et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sugano et al. by laminating EL layers and an opposing electrode on pixel electrodes as taught by Yamazaki et al. to increase efficiency (col. 33, lines 20-34).

Claims 57, 58, 61, 62, 74, 75, 80, 81, 108, 109, 112 and 113 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugano et al. in view of Kimura et al. further in view of Nakase et al. (5,760,855).

Sugano et al. in view of Kimura et al. disclose the subject matter claimed above except a source signal line driver circuit, a gate signal line driver circuit, and a controller are attached to the display panel.



Nakase et al. disclose a method of manufacturing a display panel where a plurality of thin film transistors (5) are provided on an insulating surface (1); making the plurality of thin film transistors (5) in an on state; and forming a plurality of pixel electrodes to be electrically connected to the plurality of thin film transistors (5) (col. 5, line 64 thru col. 6, line 5).

Referring to claims 57, 58, 108 and 109, Nakase et al. disclose attaching a source signal line driver circuit (4) and a gate signal line driver circuit (3) to the display panel (col. 5, lines 51-67).

Referring to claims 61, 62, 112 and 113, Kimura et al. disclose attaching a controller (23) to the display panel (col. 21, lines 40-52).

Since Sugano et al. and Nakase et al. are both from the same field of endeavor, a method of manufacturing a display panel, the purpose disclosed by Nakase et al. would have been recognized in the pertinent art of Sugano et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sugano et al. by attaching a source signal line driver circuit, a gate signal line driver circuit, and a controller to the display panel as taught by Nakase et al. to prevent static induced damages (col. 3, lines 14-22).

Referring to claims 74 and 75, Kimura et al. disclose switching thin film transistors (221), an EL driver thin film transistor (224), a power source supply line, and a pixel electrode electrically connected to the EL driver thin film transistor (224) (col. 25, lines 28-41).

Referring to claims 80 and 81, Kimura et al. disclose measuring a value of electric current flowing in the measurement wiring, and judging whether or not the plurality of thin film transistors are defective from the value (col. 6, lines 33-49).

Claims 65, 66, 116 and 117 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugano et al. in view of Kimura et al. as applied to claims 43, 44, 73-75, 94 and 95 above, and further in view of Hiroki (6,729,922).

Sugano et al. in view of Kimura et al. disclose the subject matter claimed above except attaching a source signal line driver circuit, a gate signal line driver circuit, a controller, and a microcomputer are attached to the display panel.

Hiroki discloses a method of manufacturing a display panel for an active matrix type device where an interlayer insulating film is formed to cover a plurality of thin film transistors provided on an insulating surface (5056); forming contact holes in the interlayer insulating film (5056); forming a plurality of connecting wirings (5057) respectively connected to source regions or drain regions of the thin film transistors through the contact holes; forming a conductive film; making the plurality of thin film transistors in an on state (Fig. 6A); and forming a plurality of pixel electrodes (5063) by patterning the conductive film to be electrically connected to the plurality of thin film transistors (Fig. 6B; col. 14, lines 7-58).

Referring to claims 65, 66, 116 and 117, Hiroki discloses attaching a source signal line driver circuit (1802), a gate signal line driver circuit (1803), a controller (1804), and a microcomputer (1805) are attached to the display panel (col. 21, lines 39-67).

Since Sugano et al. and Hiroki are both from the same field of endeavor, a method of manufacturing a display panel for an active matrix type device, the purpose disclosed by Hiroki would have been recognized in the pertinent art of Sugano et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sugano et al. by attaching a source signal line driver circuit, a gate signal line driver circuit, a controller, and a microcomputer are attached to the display panel as taught by Hiroki to inspect the device for defects (col. 3, lines 36-40).

Claims 77 and 78 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugano et al. in view of Kimura et al. further in view of Nakase et al. as applied to claims 74 and 75 above, and further in view of Yamazaki et al.

Sugano et al. in view of Kimura et al. further in view of Nakase et al. disclose the subject matter claimed above except laminating EL layers and an opposing electrode on pixel electrodes.

Yamazaki et al. disclose a method of manufacturing a display panel for an active matrix type device where an interlayer insulating film (7) is formed to cover a plurality of thin film transistors (4102) provided on an insulating surface (4101) (col. 31, lines 30-63); forming contact holes in the interlayer insulating film; forming a plurality of connecting wirings (4135) respectively connected to source regions or drain regions of the thin film transistors (4102) through the contact holes; forming a conductive film; making the plurality of thin film transistors (4102) in an on state; and forming a plurality

Art Unit: 2822

of pixel electrodes (4143) by patterning the conductive film to be electrically connected to the plurality of thin film transistors (4103) (col. 32, lines 28-31).

Referring to claims 77 and 78, Yamazaki et al. further disclose laminating EL layers (4145) and an opposing electrode (4147) on pixel electrodes (4143) (col. 33, lines 9-17).

Since Sugano et al. and Yamazaki et al. are both from the same field of endeavor, a method of manufacturing a display panel, the purpose disclosed by Yamazaki et al. would have been recognized in the pertinent art of Sugano et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Sugano et al. by laminating EL layers and an opposing electrode on pixel electrodes as taught by Yamazaki et al. to increase efficiency (col. 33, lines 20-34).

#### ***Allowable Subject Matter***

Claims 47-52, 82-93, 96, 97 and 100-103 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: prior art does not anticipate, teach, or suggest forming an inspection conductive film electrically connected to all of a plurality of pixel electrodes electrically connected to a plurality of thin film transistors respectively, measuring a value of electric current flowing in a measurement wiring, and judging whether or not the plurality of thin film transistors and the plurality of pixel electrodes are defective from the value; and removing said inspection conductive film.

***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Miyashita et al. (2001/0001050) disclose laminating the EL layers.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PEP

  
**AMIR ZARABIAN**  
SUPERVISOR/PAIR EXAMINER  
TECHNOLOGY CENTER